Logical effort framework for CNFET-based VLSI circuits for delay and area optimization
| Item Type | |
|---|---|
| Language | English |
| Keywords |
|
| Author |
Ido Shinji
井土 愼二 |
| Abstract |
|
| Journal or Publication Title | Logical effort framework for CNFET-based VLSI circuits for delay and area optimization |
| Publisher | |
| Volume | |
| Number | |
| Page Range | |
| Year | 2018 |
| ISSN |
|
| DOI |
|
| URI | |